Modelling 4 bit Adder using Data Flow model using Verilog

Field-Programmable Gate Arrays
Post Reply
User avatar
Magneto
Major
Major
Posts: 430
Joined: Wed Jul 15, 2009 1:52 pm
Location: London

Modelling 4 bit Adder using Data Flow model using Verilog

Post by Magneto » Sat Nov 14, 2009 9:07 am

add1.JPG
add1.JPG (40.9 KiB) Viewed 2651 times
add2.JPG
add2.JPG (25.77 KiB) Viewed 2651 times
Top
Post Reply

Return to “FPGA”