Modelling a Multiplexer using Verilog

Field-Programmable Gate Arrays
Post Reply
User avatar
Magneto
Major
Major
Posts: 430
Joined: Wed Jul 15, 2009 1:52 pm
Location: London

Modelling a Multiplexer using Verilog

Post by Magneto » Sat Nov 14, 2009 8:59 am

mul_1.JPG
mul_1.JPG (29.71 KiB) Viewed 2695 times
mul-2.JPG
mul-2.JPG (35.83 KiB) Viewed 2695 times
mul-3.JPG
mul-3.JPG (32.62 KiB) Viewed 2695 times
mul-4.JPG
mul-4.JPG (30.29 KiB) Viewed 2695 times
mul-5.JPG
mul-5.JPG (29.36 KiB) Viewed 2695 times
Top
Post Reply

Return to “FPGA”