Modelling 2-4 Line Decoder with Verilog

Field-Programmable Gate Arrays
Post Reply
User avatar
Magneto
Major
Major
Posts: 430
Joined: Wed Jul 15, 2009 1:52 pm
Location: London

Modelling 2-4 Line Decoder with Verilog

Post by Magneto » Sat Nov 14, 2009 8:47 am

3.JPG
3.JPG (30.33 KiB) Viewed 2612 times
4.JPG
4.JPG (32.97 KiB) Viewed 2612 times
Top
Post Reply

Return to “FPGA”